master
e200_opensource
Repository badge with A rating
View on GitHub
Grade
Name
Complexity
Churn
Issues
A
sirv-e-sdk\bsp\libwrap\sys\read.c
1 2 -
A
sirv-e-sdk\bsp\libwrap\sys\sbrk.c
3 2 -
A
sirv-e-sdk\bsp\tools\openocd_upload.sh
 2 -
A
sirv-e-sdk\bsp\libwrap\sys\_exit.c
2 2 -
A
sirv-e-sdk\bsp\libwrap\sys\fstat.c
2 2 -
A
sirv-e-sdk\bsp\libwrap\sys\lseek.c
2 2 -
A
sirv-e-sdk\bsp\libwrap\sys\write.c
6 2 -
A
sirv-e-sdk\bsp\libwrap\sys\isatty.c
3 2 -
A
sirv-e-sdk\bsp\libwrap\sys\close.c
1 2 -
A
riscv-tools\build-e200-spike-rvtests.sh
 2 -
A
riscv-tools\riscv-fesvr\fesvr\debug_defines.h
0 1 -
A
riscv-tools\riscv-fesvr\fesvr\context.h
0 1 -
A
riscv-tools\fpga_test4sim\coremark4sim\core_util.c
25 1 -
A
riscv-tools\fpga_test4sim\coremark4sim\core_matrix.c
38 1 -
A
riscv-tools\riscv-fesvr\fesvr\device.cc
27 1 -
A
riscv-tools\fpga_test4sim\coremark4sim\coremark.h
0 1 -
A
riscv-tools\riscv-fesvr\fesvr\device.h
11 1 -
A
riscv-tools\riscv-fesvr\fesvr\dtm.cc
70 1 5
A
riscv-tools\fpga_test4sim\coremark4sim\core_list_join.c
61 1 1
A
riscv-tools\fpga_test4sim\coremark4sim\core_portme.c
4 1 -