master
ECE8448
Repository badge with BMinus rating
View on GitHub
Grade
Name
Complexity
Churn
Issues
A
DE1-SoC CD\Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\tclrpt.pre.h
0 1 5
A
DE1-SoC CD\Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\hps_isw_handoff\soc_system_hps_0\tclrpt.h
0 1 5
A
DE1-SoC CD\Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\tclrpt.h
0 1 5
A
DE1-SoC CD\Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\sequencer\tclrpt.pre.h
0 1 5
A
DE1-SoC CD\Demonstrations\ControlPanel\Quartus\hps_isw_handoff\DE1_SoC_QSYS_hps_0\tclrpt.h
0 1 5
A
DE1-SoC CD\Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\tclrpt.pre.h
0 1 5
A
DE1-SoC CD\Demonstrations\SOC_FPGA\de1_soc_GHRD\hps_isw_handoff\soc_system_hps_0\tclrpt.h
0 1 5
A
DE1-SoC CD\Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\sequencer\tclrpt.pre.h
0 1 5
A
DE1-SoC CD\Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\sequencer\tclrpt.pre.h
0 1 5
A
DE1-SoC CD\Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_software\hps_config_fpga\alt_fpga_manager_terasic.h
0 1 5
A
DE1-SoC CD\Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\sequencer\tclrpt.pre.h
0 1 5
A
DE1-SoC CD\Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\hps_isw_handoff\soc_system_hps_0\tclrpt.h
0 1 5
A
DE1-SoC CD\Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\sequencer\tclrpt.pre.h
0 1 5
A
DE1-SoC CD\Demonstrations\ControlPanel\ControlPanel_QT\fpga.cpp
29 1 4
A
DE1-SoC CD\Demonstrations\ControlPanel\ControlPanel_QT\tab_button.cpp
9 1 4
A
DE1-SoC CD\Demonstrations\ControlPanel\ControlPanel_QT\tab_ir.cpp
13 1 4
A
DE1-SoC CD\Demonstrations\FPGA\my_first_fpga\pll_sim\synopsys\vcsmx\vcsmx_setup.sh
 1 3
A
DE1-SoC CD\Demonstrations\FPGA\DE1_SoC_Default\V\VGA_Audio_sim\cadence\ncsim_setup.sh
 1 3
A
DE1-SoC CD\Demonstrations\FPGA\DE1_SoC_TV\v\MAC_3_sim\cadence\ncsim_setup.sh
 1 3
A
DE1-SoC CD\Demonstrations\FPGA\my_first_fpga\pll_sim\synopsys\vcs\vcs_setup.sh
 1 3